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For the purpose of controllable characteristics, silicon single-electron tunneling transistors with an
electrically formed Coulomb island are proposed and fabricated on the basis of the sidewall process
technique. The fabricated devices are based on a silicon-on-insulator ~SOI! metal–oxide–
semiconductor ~MOS! field effect transistor with the depletion gate. The key fabrication technique
consists of two sidewall process techniques. One is the patterning of a uniform SOI nanowire, and
the other is the formation of n-doped polysilicon sidewall depletion gates. While the width of a
Coulomb island is determined by the width of a SOI nanowire, its length is defined by the separation
between two sidewall depletion gates which are formed by a conventional lithographic process
combined with the second sidewall process. These sidewall techniques combine the conventional
lithography and process technology, and guarantee the compatibility with complementary MOS
process technology. Moreover, critical dimension depends not on the lithographical limit but on the
controllability of chemical vapor deposition and reactive-ion etching. Very uniform weakly p-doped
SOI nanowire defined by the sidewall technique effectively suppresses unintentional tunnel
junctions formed by the fluctuation of the geometry or dopant in SOI nanowire, and the Coulomb
island size dependence of the device characteristics confirms the good controllability. A voltage gain
larger than one and the controllability of Coulomb oscillation peak position are also successfully
demonstrated, which are essential conditions for the integration of a single-electron tunneling
transistor circuit. Further miniaturization and optimization of the proposed device will make room
temperature designable single-electron tunneling transistors possible in the foreseeable future.
© 2002 American Vacuum Society. @DOI: 10.1116/1.1491551#
I. INTRODUCTION
Recently, single-electron tunneling phenomena in silicon
nanostructures have been extensively studied in terms of fu-
ture low-power nanoelectronic device applications. In com-
parison with GaAs heterostructures, the possibility of the in-
tegration with the conventional complementary metal–
oxide–semiconductor ~CMOS! devices is a unique merit of
silicon nanostructures.
Up to now, various single-electron tunneling transistors
~SETTs! based on silicon-on-insulator ~SOI! nanowires have
been demonstrated. In the case of highly doped SOI
nanowire,1–4 Coulomb blockade oscillation is attributed to
the formation of randomly distributed Coulomb islands sepa-
rated by tunnel junctions formed by dopant fluctuations, and
its dependence on the gate voltage is quite complicated. On
the other hand, SETTs based on the undoped SOI nanowire
~i.e., weakly p doped!5,6 show relatively controllable charac-
teristics originated from the device geometry due to the ex-
clusion of a dopant fluctuation effect. Therefore, from the
viewpoint of reproducibility of device characteristics, the un-
doped SOI film is a promising material for the implementa-
tion of the SETT circuit.
In most SETTs based on the undoped SOI nanowire, tun-
nel junctions have been defined using lateral patterning by
electron-beam lithography.5,6 However, its low throughput,
high cost, and incompatibility with conventional CMOS
technology provides a motivation to pursue an alternative
nanoscale lithography technique.
As another technique to form tunnel junctions, a depletion
or split gate structure has been used in SETTs based on the
bulk silicon metal–oxide–semiconductor field effect transis-
tor ~MOSFET!,7–9 in which the Coulomb island is incorpo-
rated into the inversion channel at the Si/SiO2 interface and
the tunneling conductance is controlled by the depletion gate
voltage.
In this article, we present the fabrication method for
SETTs based on a weakly p-doped SOI MOSFET with
depletion gates. In our process, two sidewall process tech-
niques are used. One is the patterning method for the defini-
tion of an SOI nanowire. The other is the formation method
of two depletion gates with narrow line and space. These
techniques combine the conventional lithography, chemical
vapor deposition ~CVD!, and reactive ion etching ~RIE!, and
guarantee the compatibility with CMOS process technology.
Very uniform weakly p-doped SOI nanowire defined by the
sidewall technique effectively suppresses unintended tunnel
junctions formed by the fluctuation of the geometry or dop-
a!Electronic mail: drlife@smdl.snu.ac.kr
b!Electronic mail: bgpark@snu.ac.kr
1410 1410J. Vac. Sci. Technol. B 204, JulÕAug 2002 1071-1023Õ2002Õ204Õ1410Õ9Õ$19.00 ©2002 American Vacuum Society
 Redistribution subject to AVS license or copyright; see http://scitation.aip.org/termsconditions. Download to IP:  114.70.7.203 On: Tue, 28 Oct 2014 00:21:47
ant in SOI nanowire. A Coulomb island in the inversion
channel of the SOI MOSFET is electrically formed by the
sidewall depletion gate voltage, and its size is estimated to be
smaller than 13.2 nm.
In addition to the idea of device fabrication, we focus on
the formation mechanism of the Coulomb island and tunnel
junctions in terms of the island size dependence of device
characteristics.
II. EXPERIMENT
The devices were fabricated on 431015 cm23 boron
doped ~100! SOI wafers prepared by the separation by im-
planted oxygen technique. The top Si layer is separated from
the Si substrate by 400-nm-thick buried oxide. In the fabri-
cation of our SETTs, two sidewall process techniques are
used. First is the patterning method for the formation of a
SOI nanowire. The thickness of the top Si layer is thinned to
60 nm by thermal oxidation, and the 40-nm-thick SiO2 is
deposited, and the device region is defined by the conven-
tional photolithography and RIE @Fig. 1~a!#. Then an 80-nm-
thick Si3N4 layer is deposited on the SOI wafer at 750 °C
using a low pressure CVD ~LPCVD! system and defined by
the conventional photolithography and RIE, which covers a
part of the device region and a part of the buried oxide re-
gion as shown in Fig. 1~b!. Then, 35-nm-thick amorphous
silicon is deposited at 550 °C using an LPCVD system and
annealed at 800 °C for 30 min, so that the edge of Si3N4
layer is fully covered @Fig. 1~c!#. This amorphous silicon
layer is anisotropically etched in Cl2 reactive-ion plasma,
resulting in the 30-nm-wide amorphous silicon sidewall
around the corner of both the Si3N4 layer and the device
region @Fig. 1~d!#. After the selective chemical etching of the
Si3N4 layer in H3PO4 solution @Fig. 1~e!#, 40-nm-thick SiO2
layer is anisotropically etched in CHF3 /CF4 reactive-ion
plasma using the amorphous silicon sidewall as an etch
mask, resulting in 30-nm-wide SiO2 wire on the device re-
gion, and the silicon surface is exposed except underneath
this SiO2 wire as shown in Fig. 1~f!. Then, the source and
drain region are covered with the photoresist by photolithog-
raphy @Fig. 1~g!#, and the top silicon is etched in Cl2
reactive-ion plasma using the 30-nm-wide SiO2 wire as a
hardmask, forming the 30-nm-wide SOI nanowire @Fig.
1~h!#. During this step, the exposed amorphous silicon side-
wall is also etched in Cl2 plasma, but the SiO2 wire is a
useful hardmask during the pattern transfer due to a good
selectivity between Si and SiO2 in Cl2 reactive-ion plasma.
Adequate chemical etching of the silicon oxide in HF solu-
tion enables the preparation of a damage-free surface of SOI
nanowire and the lift-off process of the remnant amorphous
silicon sidewall @Figs. 1~i!–1~j!#. In reality, there may be
amorphous silicon sidewall residue around the source/drain
region even after wet etching of the silicon oxide, as shown
in Fig. 1~i!, but this residue has no influence on the device
operation, thus this residue is left out hereinafter in Fig. 1~j!.
Figure 2 shows the scanning electron microscope ~SEM!
image of the SOI nanowire formed by our sidewall pattern-
ing technique. Uniform 30-nm-wide SOI wire with no ir-
regularities can be defined by our technique, which elimi-
nates unintended tunnel junctions formed by the fluctuation
of the width of SOI wire. The uniformity of nanowire de-
fined by the sidewall patterning technique was better than
that of nanowire defined by electron-beam lithography.10 Al-
though it may depend on the performance of electron-beam
lithography facilities, irregularity with the size of electron-
beam diameter is an inherent problem regardless of the fa-
cilities and may be the origin of unintended tunnel junctions
formed by the fluctuation of the geometry.6,11
For the electrically formed Si island, two polycrystalline
silicon ~poly-Si! depletion gates are subsequently formed on
the SOI wire, which is our second sidewall process tech-
nique. After stripping the remnant oxide on the SOI wire in
HF solution, 55-nm-thick SiO2 is deposited by a plasma en-
hanced CVD ~PECVD! system and etched in CHF3 /CF4
reactive-ion plasma, forming the oxide spacer around SOI
wire. This spacer plays an important role in the step coverage
of the poly-Si sidewall which will act as the depletion gate,
by substituting a smoothly curvilinear shape for the step-like
shape around the SOI wire. Then, 30-nm-thick SiO2 is de-
posited by a PECVD system, and 80-nm-thick Si3N4 is de-
posited using the LPCVD system @Fig. 3~a!#. Then, a groove
pattern is transferred into the Si3N4 layer by the lithography
and RIE as shown in Fig. 3~b!. This nitride groove pattern is
designed to overlap with the region which will become the
sidewall gate contact pad, as shown in Fig. 3~c!. The width
of groove WGrv is varied from 100 to 250 nm in 50 nm steps
in the same wafer by electron-beam lithography using poly-
~methylmethacrylate! electron-beam resist, but the feature
size of this range can be easily obtained by state-of-the-art
photolithography. After the formation of the nitride groove,
8-nm-thick oxide is thermally grown in dry O2 at 800 °C for
damage curing, which forms the gate-oxide-quality control
gate oxide. During this step, the control gate oxide becomes
thicker locally at the nitride groove region as shown in Fig.
3~d!. Then, 35-nm-thick phosphorus doped n1 poly-Si is de-
posited using LPCVD, and the sidewall gate contact pad re-
gion is covered with the photoresist by photolithography
@Fig. 3~c!#. Following etching of the n1 poly-Si in Cl2
reactive-ion plasma forms the poly-Si sidewall depletion
gates @Fig. 3~d!#, which is eventually connected into the low-
resistance poly-Si region, i.e., the sidewall gate contact pad
region. After stripping the photoresist, the formation of the
additional intergate oxide using the PECVD system is fol-
lowed by the formation of the poly-Si control gate by the
photolithography and RIE in Cl2 plasma. The control gate
and source/drain regions are doped by As1 ion implantation
@Fig. 3~e!#. Then, the passivation oxide is deposited using
LPCVD, and the contact hole is formed by the photolithog-
raphy and RIE in CHF3 /CF4 plasma @Fig. 3~c!#. Finally, the
formation of an aluminum electrode is performed using Al
sputtering, photolithography, and RIE in Cl2 plasma, which
is compatible with the conventional CMOS process technol-
ogy. The resultant thickness of SOI wire was 45 nm, and the
final width of SOI wire WCH shrunk to about 23 nm.
Figure 4 shows the cross section of the fabricated device,
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FIG. 1. Key process steps to form SOI nanowire by the sidewall patterning technique. These are just schematics, not to the exact scale. ~a! The definition of
the device region and the oxide layer. ~b! The definition of the Si3N4 layer overlapped between the device region and the buried oxide region. ~c! The
deposition of the amorphous silicon layer. ~d! The anisotropic etching of the amorphous silicon and the formation of a 30-nm-wide amorphous silicon sidewall
around the corner of both the Si3N4 layer and the device region. ~e! The chemical etching of the Si3N4 layer in H3PO4 solution. ~f! The anisotropic etching
of the oxide. The 30-nm-wide pattern is transferred to the oxide layer. ~g! The blocking of the source and drain region by the photoresist. ~h! The anisotropic
etching of silicon and the formation of 30-nm-wide SOI wire. ~i! The stripping of the photoresist. ~j! The chemical etching of the oxide and the lift-off of the
remnant amorphous silicon sidewall.
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FIG. 2. SEM images of the SOI nanowire formed by the sidewall patterning
technique. A good uniformity of SOI wire efficiently prohibits the uninten-
tionally formed tunnel junctions.
FIG. 3. Key process steps to form two sidewall depletion gates and the top control gate on the SOI nanowire. ~a! The deposition of the gate oxide and Si3N4
layer. ~b! The formation of the groove in the Si3N4 layer, whose width WGrv is varied from 100 to 250 nm on the same wafer. ~c! The layout of a fabricated
SETT. ~d! Thermal oxidation and the formation of n-type doped poly-Si sidewall depletion gates. ~e! The deposition of control gate oxide and the formation
of the poly-Si control gate.
FIG. 4. Schematic diagram of the cross section of a fabricated device, the
notation for voltages biasing electrodes, and major geometric parameters.
They are: Tctrl560 nm, Tsg538 nm, and Wsg530 nm, LCH57 mm, respec-
tively. The Ssg is varied from 40 to 190 nm.
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indicating bias electrodes and major geometric parameters.
They are: Tctrl ~thickness of the control gate oxide!560 nm,
Tsg ~thickness of the sidewall depletion gate oxide!538 nm,
Wsg ~width of the sidewall depletion gate!530 nm, and LCH
~length of SOI wire!57 mm, respectively. The space between
two sidewall gates Ssg is 40, 90, 140, and 190 nm, respec-
tively, because Ssg is given by WGrv223Wsg . Thus, the
length of the Coulomb island shrank to be smaller than the
feature size of state-of-the-art lithography, by a conventional
lithographic process ~electron-beam lithography in this
work! combined with a sidewall process technique. In our
devices, the effective size of Coulomb island should be
smaller than Ssg3WCH , due to the electric field effect. Fig-
ure 5 shows SEM images of the cross section along the chan-
nel length direction of fabricated SETTs having various Ssg’s
on the same 4 in. SOI wafer.
The operation of the device is as follows: the formation of
the inversion layer ~i.e., threshold voltage of SOI MOSFET!
is controlled by the back gate voltage Vbg , and two tunnel
junctions are formed by poly-Si sidewall depletion gate volt-
age Vsg . The charge of the electrically formed island is con-
trolled by the control gate voltage Vcg .
The salient feature of our process technique can be sum-
marized as follows: Using the combination of conventional
lithography and process technology, the size of the Coulomb
island and tunnel junctions can be defined beyond the limit
of state-of-the-art lithography.
The first idea for the development of the Si island with the
capacitance of a few aF is the formation of a SOI nanowire
by the sidewall patterning technique. The next idea is the
formation of a sidewall depletion gate in the groove with the
feature size of state-of-the-art lithography.12 WCH and Wsg
defined by the sidewall process technique have a good uni-
formity, which suppresses unintentional tunnel barriers in the
SOI wire effectively, as previously described. Moreover, the
proposed sidewall technique has the merit in that its scaling
limit depends not on the limit of lithography but on the con-
trollability of CVD and RIE.
III. RESULTS AND DISCUSSION
A. Coulomb island size dependence of device
characteristics
Figure 6 shows the equivalent circuit diagram of the fab-
ricated SETTs. The charge of the Coulomb island is coupled
with five capacitance components. They are: the capacitance
between the control gate and island Ccg , the capacitance
between the drain and island Cd , the capacitance between
the source and island Cs , the capacitance between the side-
wall depletion gate and island Csg , and the capacitance be-
tween the back gate and island Cbg . Tunneling resistances
Rd and Rs and tunnel junction capacitances Cd and Cs are
determined by the shape of the potential barrier induced by
Vsg , and the period of Coulomb oscillation in sweeping Vcg
(DVcg! is determined by Ccg . The total capacitance of an
electrically formed Si island C total will be the summation of
Ccg , Cd , Cs , 2Csg , and Cbg .
The devices were characterized by a precision semicon-
ductor parameter analyzer HP4155A. Figure 7 shows the
drain current Ids as a function of the control gate voltage Vcg
and the size of Coulomb island Ssg . In these Ids– Vcg curves,
Vds , Vsg , and Vbg are fixed at 10 mV, 20.1 V, and 10 V,
respectively. Multiple Coulomb oscillation peaks are clearly
observed even at the liquid nitrogen temperature. The period
of Coulomb oscillation DVcg in the Ids– Vcg curve is 675,
210, 123, and 80 mV, respectively, as Ssg is varied from 40 to
190 nm. The clear difference of DVcg related to Ssg verifies
that the oscillation of Ids stems from single-electron tunnel-
ing phenomenon in an electrically formed Coulomb island,
and its size is controllable by the process parameter Ssg . This
Coulomb oscillation showed reliable single-island character-
istics at various temperatures.13
The drain current Ids and the differential conductance as a
function of the drain–source voltage Vds and the size of Cou-
lomb island Ssg is also measured at 15 K as shown in Fig. 8.
FIG. 5. SEM images of the cross section along the channel length direction
of fabricated SETTs having various S sg’s on the same 4 in. SOI wafer: ~a!
Ssg540 nm, ~b! Ssg590 nm, ~c! Ssg5140 nm, ~d! and Ssg5190 nm.
FIG. 6. Equivalent circuit diagram of the fabricated SETTs. The charge of
Coulomb island is coupled with five capacitance components. They are: the
capacitance between the control gate and island Ccg , the capacitance be-
tween the drain electrode and island Cd , the capacitance between the source
electrode and island Cs , the capacitance between sidewall depletion gate
and island Csg , and the capacitance between the back gate and island Cbg .
Tunneling resistances Rd and Rs and tunnel junction capacitances Cd and Cs
are determined by the shape of the potential barrier induced by V sg .
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These Ids– Vds curves are acquired, fixing Vsg and Vbg at
20.1 and 10 V, respectively. Nonlinear relation between Ids
and Vds by Coulomb blockade phenomenon is clearly ob-
served. When measuring Ids– Vds characteristics, Vcg is cho-
sen to be the value at the valley of the oscillation in Ids– Vcg
curve, i.e., the voltage region showing the zero-differential
conductance is the maximum Coulomb gap voltage DVMAX ,
which is 104, 76, 59, and 45 mV, respectively, as Ssg is
varied from 40 to 190 nm.
The Ssg dependence of device characteristics suggests that
our SETTs are based on a clearly artificial formation mecha-
nism of a Coulomb island and tunnel junctions. Moreover,
FIG. 7. Drain current Ids as a function
of the control gate voltage Vcg and the
size of Coulomb island Ssg . In these
Ids– Vcg curves, Vds , Vsg , and Vbg
were fixed at 10 mV, 20.1 V, and 10
V, respectively. ~a! Ssg540 nm, ~b!
Ssg590 nm, ~c! Ssg5140 nm, ~d! and
Ssg5190 nm.
FIG. 8. Drain current Ids and the differ-
ential conductance as a function of the
drain–source voltage Vds and the size
of Coulomb island Ssg measured at 15
K. In these Ids– Vds curves, Vsg and Vbg
were fixed at 20.1 and 10 V, respec-
tively. Vcgwas chosen to be the value
at the valley of the oscillation in the
Ids– Vcg curve, i.e., the voltage region
showing the zero-differential conduc-
tance is the maximum Coulomb gap
voltage DVMAX : ~a! Ssg540 nm, ~b!
Ssg590 nm, ~c! Ssg5140 nm, and ~d!
Ssg5190 nm.
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the process parameter Ssg can be controlled by the conven-
tional lithography with the feature size of 0.1 mm and pro-
cess technology such as CVD and RIE, without a special
nanoscale lithography method. In addition, it is confirmed by
the electrical characteristics that the good uniformity and low
doping level of SOI nanowire effectively suppress tunnel
junctions unintentionally formed by the fluctuation of the
geometry or dopant.
A few device parameters extracted from the electrical
characteristics of fabricated SETTs are summarized in Table
I. Comparing DVcg with Ccg estimated from the device ge-
ometry, Ccg extracted from DVcg is about 50%–80% of that
calculated from the device geometry, which implies that the
size of the Coulomb island shrank to be smaller than the
defined island ~i.e., Ssg3WCH! by the field effect of Vsg .
Thus, the potential barrier by Vsg penetrates into the region
of the defined island. However, the DVcg is seldom varied
when sweeping Vcg at a constant Vsg ~see Fig. 7!, which
confirms that the size of the Coulomb island is dominantly
controlled by Ssg and Vsg and immune to Vcg , i.e., Vcg inde-
pendently controls the potential of the Coulomb island.
These characteristics stem from the three-dimensional struc-
ture of the poly-Si sidewall depletion gate wrapping the SOI
nanowire.
Since the poly-Si control gate fully covers the SOI wire,
fringing capacitance exists as an additional component of the
effective Ccg . Therefore, the real size is maybe less than
50% of the defined island. As shown in Table I, if we com-
pare the total capacitance of the Coulomb island C total ex-
tracted from the Ids contour with the self capacitance of the
spherical conducting island in a SiO2 environment, the island
size of SETT with Ssg540 nm is about 13.2 nm, which is
less than a half of Ssg .
B. Voltage gain and peak position control
The Ids contour of SETT with Ssg5190 nm at 15 K is
shown in Fig. 9, whose shape is a well-known parallelogram,
the so called Coulomb diamond. The C total of the island is
5.08 aF, which corresponds to the charging energy of 15.7
meV and the thermal noise of 188 K. From the slope of
contour, Ccg , Cd , and Cs are given to be 2.0, 1.54, and 1.33
aF, respectively.
Of importance is the voltage gain KV of SETTs in the
viewpoint of the application to a practical integrated circuit.
It is given as the ratio Ccg /Cd at a constant current.14 Low
current level and small voltage gain are inherent demerits of
SETTs. Up to now, technologically oriented research has
been primarily focused on the further miniaturization of the
basic component of SETTs, while ignoring the voltage gain.
A voltage gain larger than unity has been recently reported
and discussed.15–17 Our device shows KV51.3 as shown in
Fig. 9. On the other hand, the KV decreases as the island size
is smaller ~Table I!, because the capacitive coupling between
the island and the control gate decreases while Cd and Cs are
nearly invariant. Therefore, both Ssg and Tctrl should be
scaled down for the application of our SETTs to the room
temperature operation. In addition, KV is expected to in-
TABLE I. Summary of the device parameters extracted from the electrical characteristics. They are well con-
trolled by the process parameter S sg , which is miniaturized to be smaller than the limit of state-of-the-art
lithography by the combination of the conventional lithography and process technology. The size of the Cou-
lomb island shrank to 50%–80% of the size of the defined island ~i.e., S sg3WCH! by the device geometry,
which is originated from the field effect of sidewall depletion gate bias Vsg . In the case of S sg540 nm, the size
of the Coulomb island may be about 13.2 nm.
Device parameters
Defined island size Ssg
40 nm 90 nm 140 nm 190 nm
Coulomb oscillation period 675 mV 210 mV 123 mV 80 mV
DVcg
Coulomb gap voltage at Vcg
at the valley of Ids oscillation DVMAX 104 mV 76 mV 59 mV 45 mV
Ccg extracted from DVcg
Ccg5
e
DVcg
0.24 aF 0.76 aF 1.30 aF 2.0 aF
Ccg estimated from the device geometry
~two parallel plate approximation! 0.49a aF 1.17a aF 1.77a aF 2.45a aF
Ccg5«SiO23
Ssg3WCH
Tctrl
3a
Island size shrinkage factor a 0.49 0.65 0.73 0.82
Cd extracted from measured Ids contour 1.30 aF 1.34 aF 1.42 aF 1.54 aF
C total extracted from measured Ids contour 2.86 aF 3.44 aF 4.14 aF 5.08 aF
and DVMAX at constant Vsg and Vbg
Voltage gain KV 0.185 0.57 0.92 1.3
Island size 2r estimated from the self
capacitance Cself under assumption of
spherical Coulomb island in a SiO2 environment 13.2 nm 15.9 nm 19.1 nm 23.4 nm
Cself54p«r
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crease as the thickness of SOI wire decreases, but the opti-
mization of the concentration of impurities and the thickness
of SOI wire is required.
The controllability of the peak position9,16,18 of Coulomb
oscillation is another issue. It is indispensable to most SETT
circuits. However, the randomness of background charge
makes it difficult to control the position of the oscillation
peak. In the case of recently published SETTs, an asymmet-
ric tunnel barrier,9 additional side gate,16 or a Si nanocrystal
floating gate18 is used for the peak position control. But these
ideas have the demerits of varied current level,9 large area of
device structure,16 and irreproducible programming charac-
teristics from randomly distributed Si nanocrystals,18 respec-
tively. In our structure, a sidewall depletion gate can control
the position of the oscillation peak, which is originated from
the sharing of the island charge between the control gate and
sidewall depletion gate as shown in Fig. 6.
Figure 10 shows the Vcg dependence of Ids as a function
of Vsg at 4.2 K for a SETT with Ssg5190 nm. The position of
the oscillation peak is well modulated by Vsg . The slight
decrease of Ids at Vsg520.1 V is attributed to the increase of
the potential barrier height by negatively larger Vsg . The
position of the oscillation peak in the Vcg axis is modulated
by 58 mV, when Vsg is changed by 100 mV while Vds and
Vbg are fixed at 10 mV and 18 V, respectively. Quantitatively,
the displacement of the oscillation peak in the Vcg axis
(DVcgd! by the change of the Vsg ~DVsg! can be analytically
derived from the charge sharing of Coulomb island, which is
as follows:
S 12 CcgC totalD3DVcgd52CsgC total 3DVsg . ~1!
From Eq. ~1!, Csg is estimated to be 0.89 aF, assuming
Ccg52.0 aF, C total55.08 aF ~see Table I!, DVcgd558 mV, and
DVsg5100 mV. The Csg is estimated from the device geom-
etry by the simple formula as follows:
Csg5«SiO23
Wsg3WCH
Tsg
50.63 aF. ~2!
This discrepancy means that Eq. ~2! underestimates Csg
by neglecting the fringing capacitance component due to the
poly-Si sidewall depletion gate wrapping SOI nanowire, as
in the case of Ccg . But the error is larger in the case of the
calculation of Csg , because the sidewall depletion gate more
closely covers the SOI wire than the control gate.
Finally, from the viewpoint of the SETT circuit, the resis-
tance issue should be discussed. In our SETTs, the cross
section of both the SOI nanowire and the sidewall depletion
gate is so small that their resistances should be lowered. In
the case of the SOI wire, its length should be decreased by
the integration of many SETTs because the maximum limit
of the cross section of the SOI nanowire manifests itself, in
terms of the operation temperature and the theoretical
premise about the resistance quantum ~tunneling resistance
@26 kV!. Because the sidewall depletion gate is made of
highly n-doped poly-Si, its resistance issue is less conspicu-
ous. The cross section of the sidewall depletion gate is cor-
related with both the resistance and the capacitance of elec-
trically induced tunnel junction as is the case in that of the
SOI wire, thus, there still exists its maximum boundary. To
optimize the resistance issue, the nitride grooves of many
integrated SETTs should be efficiently arranged, and the self-
aligned doping technique by the ion implantation is neces-
sary.
The properties of our SETTs are summarized as follows.
First, scaling down of the size of Coulomb island is easier in
comparison with SETTs relying on a special nanoscale li-
thography, in that the dimension of critical parameters ~i.e.,
WCH , Ssg , and Wsg! depends on the controllability of CVD
and RIE.
Second, the formation of the Coulomb island beyond the
feature size of state-of-the-art lithography is possible, by the
combination of the conventional lithography and process
technology, which guarantees the compatibility with CMOS
technology.
FIG. 10. Vcg dependence of Ids at 4.2 K as a function of V sg of SETT with
Ssg5190 nm. Vds and Vbg were fixed at 10 mV and 18 V, respectively. The
position of oscillation peak is well controlled by V sg . The slight decrease of
Ids at Vsg520.1 V is attributed to the increase of the potential barrier height
by negatively larger Vsg .
FIG. 9. Ids contour, i.e., Coulomb diamond of SETT with S sg5190 nm. The
measurement temperature was 15 K and the voltage gain KV was 1.3 from
the slope of the contour.
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Third, the control of the position of the Coulomb oscilla-
tion peak is possible without additional gate electrode, since
the poly-Si sidewall depletion gates play two major roles in
the formation of tunnel junctions and the control of peak
position. Thus, our device provides a variety of possibilities
in the integrated SETT circuit application.
IV. CONCLUSIONS
We have developed a fabrication method for SETTs,
based on a lightly p-doped SOI MOSFET with the depletion
gate by using the combination of conventional lithography
and process technology. The key fabrication method consists
of two sidewall process techniques, which are the patterning
of a uniform SOI nanowire and the formation of n-doped
poly-Si sidewall depletion gates. The feature of our technol-
ogy is that the scaling limit is not influenced by the limit of
lithography but by the controllability of CVD and RIE.
Critical device parameters are controlled by the device
geometry design, and single-electron tunneling phenomena
in an electrically defined single island having various sizes
are clearly observed at 77 K. A voltage gain larger than one
and the controllability of Coulomb oscillation peak position
are also successfully demonstrated, which are essential con-
ditions for the practical integration of SETTs. Further minia-
turization and optimization of our SETTs will make it pos-
sible to develop controllable and reproducible SETTs
operating at room temperature.
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